

FIG. 1(a)






FIG. 1(b)



- | | |
|--|---|
| 1: n-type drift region | 8: Gate electrode |
| 2: p-type partition region | 9: n ⁺ -type drain region |
| 3: p-type base region | 10: Drain electrode |
| 4: p ⁺ -type contact region | 11: p ⁺ -type stopper region |
| 5: n ⁺ -type source region | 12: Oxide film |
| 6: Source electrode | 13: Field plate |
| 7: Gate insulation film | 14: p ⁻ -type substrate |

FIG. 3



50 · · · 半導體基板

半導體基板
Semiconductor substrate

03P00516

3/ 18

FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8






FIG. 9





The graph shows the relationship between the normalized length $(L/L_{\text{bulk}}) \times 100$ (%) and the distance d_g (μm). The y-axis ranges from 0 to 100, and the x-axis ranges from 0 to 6 μm . A vertical dashed line at $d_g \approx 2.5 \mu\text{m}$ separates the two cases.

Stopper existing (Top): The curve starts at $(0, 10)$, rises to $(1, 55)$, and then to $(2.5, 100)$. The region above 100% is labeled "Stopper existing". The boundary is marked at $d_g \approx 3.5 \mu\text{m}$ with a value of 80. The region below 80% is labeled "Boundary".

No stopper (Bottom): The curve starts at $(0, 10)$, rises to $(1, 55)$, and then to $(2.5, 100)$. The region above 100% is labeled "No stopper". The boundary is marked at $d_g \approx 3.5 \mu\text{m}$ with a value of 80. The region below 80% is labeled "Boundary".

Labels on the graph include: "ストップパ有り" (Stopper existing), "ストップパなし" (No stopper), "L", "Lbulk", "dg", "界面" (Boundary), "距離 dg" (Distance dg), and "Spacing".

Electric field strength (Normalized)

電界強度 (規格化)


距離 (μm)

Spacing x

$x = 5.6$

A cross-sectional diagram of a semiconductor device. The structure consists of a substrate with a p-type region (14) and an n-type region (3). A p-n junction is formed by a p-type layer (4) and an n-type layer (5). A p-type layer (6) is on top of the n-type layer (5). A p-type layer (9) is on top of the p-type layer (4). A p-type layer (10) is on top of the p-type layer (9). A p-type layer (12) is on top of the p-type layer (10). A p-type layer (13) is on top of the p-type layer (12). A p-type layer (11) is on top of the p-type layer (13). A p-type layer (8) is on top of the p-type layer (11). A p-type layer (7) is on top of the p-type layer (8). A p-type layer (1) is on top of the p-type layer (7). A p-type layer (2) is on top of the p-type layer (1). A p-type layer (1a) is on top of the p-type layer (2). A p-type layer (n+) is on top of the p-type layer (1a). A p-type layer (tmin) is on top of the p-type layer (n+). A p-type layer (D) is on top of the p-type layer (tmin). A p-type layer (G) is on top of the p-type layer (D). A p-type layer (S) is on top of the p-type layer (G).

FIG. 14



1b...n- ~~ドリフト領域~~
drift region

10/ 18

FIG. 15.





FIG. 16






Heavily doped drift region 1a (n⁺) : $3 \times 10^{17} \text{ cm}^{-3}$ (As)

Lightly doped drift region 1b (n⁻) : $6 \times 10^{16} \text{ cm}^{-3}$ (P)

p-type base region 3 : $1.5 \times 10^{16} \text{ cm}^{-3}$ (B)

n⁺-type drain region 9 : $1.2 \times 10^{19} \text{ cm}^{-3} \text{ (As)}$


n⁺-type drain region 9a : $1.2 \times 10^{19} \text{ cm}^{-3}$ (P)



03P00516

12/ 18

FIG. 19



03P00516

13/ 18

FIG. 20






FIG. 21






03P00516

15/ 18


FIG. 24



03P00516


16/ 18

FIG. 25



【図 26】


FIG. 26



03P00516


17/ 18

FIG. 27
(Prior Art)



- | | |
|----------------------------------|----------------------------------|
| 101: Silicon substrate | 106: Heavily doped buried region |
| 102: Device separation film | 107: Heavily doped buried region |
| 103: Gate electrode | 108: Interlayer insulation film |
| 104: Source/Drain | 110: Aluminum wiring layer |
| 105: Lightly doped surface layer | 111: Gate insulation film |

FIG. 28
(Prior Art)




- | | |
|-------------------------------------|---|
| 211: n ⁺ -type substrate | 216: Gate oxide film |
| 212: n-type drift layer | 217: Gate electrode |
| 213: p-type base layer | 218: Source electrode |
| 214: n-type source layer | 219: Drain electrode |
| 215: Trench | 220: p ⁺ -type buried region |

03P00516

18/ 18

FIG. 29
(Prior Art)



- | | | | |
|------|-----------------------------|------|----------------------------|
| 301: | Well region | 308: | Field oxide film |
| 302: | Heavily doped drain region | 309: | Field doped region |
| 303: | Lightly doped drain region | 310: | Interlayer insulation film |
| 304: | Heavily doped source region | 311: | Protection film |
| 305: | Lightly doped source region | 312: | Drain wiring |
| 306: | Gate electrode | 313: | Source wiring |
| 307: | Gate oxide film | 315: | Impurity region |